CLAIMS

	•
1	1. A semiconductor structure comprising:
2	a semiconductor substrate;
3	at least one first crystalline epitaxial layer on said substrate, said first layer having a
4	surface which is planarized; and
5	at least one second crystalline epitaxial layer on said at least one first layer.
1	
1 5	2. The structure of claim 1, wherein said at least one first crystalline epitaxial layer is
	lattice mismatched.
F	3. The structure of claim 1, wherein said at least one second crystalline epitaxial layer is
2	lattice mismatched.
U 1	
ī	4. The structure of claim 1, wherein said first and second crystalline epitaxial layers are
2	lattice mismatched.
1	
1	5. The structure of claims 2, wherein said at least one first layer comprises a composition
2	graded relaxed epitaxial region.
1	
1	6. The structure of claims 3, wherein said at least one second layer comprises a
2	composition graded relaxed epitaxial region.
1	

1

32. The method of claim 31, wherein said step of incorporating compressive strain comprises decreasing the growth temperature as Ge concentration increases in said graded region.

1

1

2

3

- 33. The method of claim 32, wherein said step of incorporating compressive strain comprises growing alloys of Ge_xSi_{1-x} from x=0 to about x≈35% at 750°C, growing alloys from x=35 to about x≈15% at between 650°C and 750°C, and growing alloys greater than 75% at 550°C.
- 34. The method of claim 28, wherein said step of planarizing comprises chemical-mechanical polishing.

ADD CH